I. INTRODUCTION
T HE triumph of the aggressive scaling of silicon-based integrated circuits has dramatically changed our lifestyle in the past couple of decades. However, as the scaling of silicon approaches its physical limit, efforts in finding alternative channel materials have been made for the extension of the Moore's law. Of these materials, Ge and III-V materials are among the most promising candidates because of their high carrier mobilities. They have been widely studied for logic applications in the past years [1] - [4] . Although graphene, a single layer of carbon atoms having superior carrier mobilities of up to 200 000 cm 2 /V · s, has been recognized as another material candidate, its gapless nature limits its further application in logic devices [5] . Nevertheless, the discovery of graphene has spurred the research of other 2-D layered structures, including boron nitride, topological insulators (Bi 2 Te 3 , Bi 2 Se 3 , etc.), and transitional metal dichalcoginides (TMDs) [6] - [10] . TMDs, e.g., MoS 2 , have enjoyed several advantages in device applications because they have large bandgaps (usually > 1 eV), satisfactory electron mobilities of up to several hundreds, and good thermal stability and can be used to form ultrathin-body transistors with atomic layers, which make them a desirable channel material with superior immunity to short-channel effects [11] - [13] . The MoS 2 devices are mostly n-type transistors in experimental observations, which might be attributed to the stoichiometric composition in the channel [10] , [15] , [16] . Also, the charge neutrality level at the metal/MoS 2 interface could be in the vicinity of the conduction band (E C ); thus, n-type contacts are more easily made. The fabricated MoS 2 transistors behave as depletion-mode n-channel metal-oxide-semiconductor field-effect transistors (MOSFETs) with large negative threshold voltages [14] . The 2-D nature of MoS 2 (as well as other layered materials) makes it difficult to realize channel doping as a way to achieve a desirable positive V T or enhancementmode operation for various desirable circuitry configurations. Therefore, making an enhancement-mode MoS 2 MOSFET is quite challenging.
II. EXPERIMENTS
In this letter, we study the width scaling of MoS 2 transistors by forming nanoribbon channels and show that the V T of MoS 2 transistors can be modulated to be both positive and negative through appropriate width selection. The fabrication process of sets of MoS 2 transistors is shown in Fig. 1 (a), as described hereinafter. MoS 2 flakes were mechanically exfoliated from bulk ingot (SPI Supplies) and then transferred to a heavily p-doped silicon substrate (0.01-0.02 Ω · cm) with a 300-nm SiO 2 capping layer. The silicon substrate served as a global back gate, while the 300-nm SiO 2 served as the gate dielectric. After the flake transfer, we used electron beam lithography to pattern 0741-3106/$31.00 © 2012 IEEE the flake, followed by plasma dry etching (BCl 3 : 15 sccm; Ar: 60 sccm; pressure: 0.6 Pa; RF source power: 100 W; RF bias power: 50 W; time: 5 min) to remove the excess parts of the flakes, leaving connected rectangles with a fixed length (2 μm) but various widths to be used as device channels. The widths of these rectangles were varied from 2 μm down to 60 nm. Finally, contacts were defined by electron beam lithography, followed by a 50-nm Au metallization by electron beam deposition. The contact bars were 1 μm wide, centered on the edge between two neighboring channel areas. The final set of devices has a fixed channel length of 1 μm and widths of 2 μm, 1 μm, 500 nm, 200 nm, 100 nm, 80 nm, and 60 nm. Three sets of devices were fabricated on three large flakes with thicknesses of 6, 6, and 11 nm, as determined by atomic force microscopy. The optical image and scanning electron microscopy (SEM) image of these sets of devices are shown in Fig. 1(b) and (c). The overetching of the MoS 2 , in order to guarantee complete removal of excess MoS 2 crystals, created a rectangular step in the SiO 2 capped substrate surrounding the flake and also created SiO 2 sidewalls at the edges of the MoS 2 channels (Fig. 1(c) inset) . Smooth edges without obvious damage by dry etching were observed at the MoS 2 nanoribbons. Fig. 2(a)-(d) shows the transfer and output characteristics of the devices with 2-μm and 60-nm widths, selected from one of three sets of devices. These devices were fabricated using one of the 6-nm-thick crystals (D1). Fig. 2(a) shows well-behaved transfer curves from the 2-μm-wide transistor. The current on/off ratio is approximately 10 7 , as the ultrathin MoS 2 crystal can be easily depleted at negative gate biases. The extrinsic field-effect mobility of this device is 21.8 cm 2 /V · s, which can be further improved by high-k dielectric passivation [10] , [15] . The transfer curve of the 60-nm-wide nanoribbon device is shown in Fig. 2(c) . Compared to Fig. 2(a) , the transfer curves are noisy, due to fewer conduction modes in the nanoribbons, as well as an increased leakage current at negative bias. This increased gate leakage could be ascribed as dielectric degradation in SiO 2 by dry etching. We also observe a larger subthreshold swing (SS). The SS for the 2-μm-wide device is around 2 V/dec; however, for the 60-nm- wide device, this value increases to almost 10 V/dec. The SS value of the 2-μm-wide device indicates a reasonably good interface (interface trap density D it ∼ 2.3 × 10 12 /cm 2 · eV) between the MoS 2 crystal and SiO 2 dielectric. If we replace the 300-nm SiO 2 layer with 5 nm of Al 2 O 3 , while assuming that D it remains unchanged, the SS would be significantly reduced to ∼75 mV/dec by simply applying SS = kT /q(1+C it /C ox ), where k is the Boltzmann's constant, T is the temperature, and C ox and C it are capacitances modeling the oxide and interface traps, respectively. The differences in SS for the two devices are expected because edge roughness and defects play more important roles in nanoribbon transistors. We also observe a large difference in threshold voltages for these two devices. At a 2-V drain voltage with zero gate bias, the drain current for the 2-μm-wide device is 13.0 mA/mm, showing a typical depletionmode operation. However, for the narrower device, the drain current is near zero with zero gate bias, indicating an obvious V T shift to the positive side, signaling an enhancement-mode operation. At the same V ds = 2 V and V gs = 50 V, we achieve the highest drain current density to be 39.4 mA/mm for the 2-μm-wide device and 16.4 mA/mm for the 60-nm-wide device. This difference in normalized drain current suggests that V T is different for these two devices, assuming that the current scales linearly with the channel width, which is verified hereinafter.
In order to confirm that the current scales linearly with various channel widths, we plot the total conductance (one over on-resistance) versus channel width for all three sets of devices, as shown in Fig. 3(a) . The on-resistance (R on ) of the transistor has contributions from the contact resistance and channel resistance. Since the contact area and width for all transistors scale with channel width, the contact resistance should scale linearly with the channel width. The same is true for the channel resistance. After determining V T via linear extrapolation from transfer characteristics, R on is extracted at the same reference voltage point V gs = V T + 26 V. Our result shows that the R on or total conductance scales linearly with channel width. As expected, MoS 2 acts as a conventional semiconductor, in great contrast to 3-D topological insulators such as Bi 2 Te 3 or Bi 2 Se 3 , where edge or surface conductance could be enhanced or dominate [17] . The width-dependent conductance is about 6-7 μS/μm for the two 6-nm-thick devices (D1 and D2) and 5 μS/μm for the 11-nm device (D3). We are not clear about why the thicker device has a lower conductance, and this result needs further investigation. As shown in the inset of Fig. 3(a) , with much reduced channel widths, the extracted conductance becomes noisier as fewer conduction modes are available in the nanoribbons. However, the data points still fall along the scaling trend.
Lastly, we studied the V T shift of all devices associated with the channel width. The V T is extracted from the linear extrapolation method at a low drain voltage. V T is calculated by V T = V GSi − V ds /2, where V GSi is the intercept gate voltage and V ds is the drain voltage [18] . Threshold voltages for all three sets of devices are plotted in Fig. 3(b) . Similar trends can be observed for all sets of devices. The V T remains constant for transistors with a wider channel width (W > 500 nm). As the width of the channel is narrowed down to 200 nm, we start to observe the V T shift to positive values. Apparently, transistors with thinner bodies (D1 and D2) are more likely to be influenced by this effect. For one of the 6-nm-thick set of transistors (D2), the threshold voltage ultimately shifts from −20 to 30 V, indicating a clear transition from being a depletion-mode transistor to being an enhancement-mode operation just by trimming down the channel width. The geometry of these nanoribbon transistors with a channel width less than 100 nm has a similar structure to that of Si FinFETs, if we ignore that the MoS 2 channel is modulated only from the back gate. Similar trends of V T shift have also been observed in Si FinFETs as well as InGaAs nanowire transistors [19] . We believe that our V T shift is due to edge depletion, similar to what has been observed in majority carrier GaN nanoribbon devices [20] . The edge depletion could be induced by either electric fields or ambient molecules (e.g., H 2 O) adsorbed at the MoS 2 surface. Given our previous surface study of atomic-layer-deposition growth on 2-D crystals, these polarized molecules can be strongly adsorbed at the MoS 2 surface and even persist at 300
• C-400
• C [21] . The geometrical edge effects could also lead V T positive shift and SS degradation for nanoribbon transistors as observed in experiments [22] . As expected, the V T of the devices fabricated on the thicker crystal (D3) shows relatively minor shifts compared to that of the devices with thinner flakes, as shown in the same figure. The observation of V T shifts for MoS 2 transistors with width scaling is important. The 2-D nature of MoS 2 and other TMD-based transistors makes it difficult to engineer the channel through doping. This demonstrated approach, using the width to achieve V T adjustments on the same starting channel material in order to realize both enhancement-mode and depletion-mode operations, is a simple and favorable method for circuit designs such as to realize an enhancement-mode/depletion-mode-based inverter.
III. CONCLUSION
In summary, we have studied the effect of width scaling on MoS 2 transistors. We have demonstrated that the channel conductance scales linearly for the sets of devices with various channel widths down to 60 nm. We have also revealed that the threshold voltage has a significant shift from negative to positive for transistors with channel widths of less than 200 nm. As a result, these transistors have shown a clear transition from depletion-mode to enhancement-mode operation simply by channel-width trimming. Our result provides a new approach for threshold voltage engineering and is favorable for circuit applications based on large-area 2-D crystal nanomaterials [23] - [26] .
